LTC2143CUP-14#PBF【PDF 37/38 页】IC ADC DUAL 14BIT 80 MSPS 64-QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2005

33页 34页 35页 36页 [37页]38页

LTC2145-14/

LTC2144-14/LTC2143-14

21454314fa

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

Digital Data Outputs (LVDS Mode)

ENC to Data Delay

CL = 5pF (Note 8)

1.1

1.8

3.2

ENC to CLKOUT Delay

CL = 5pF (Note 8)

1.5

2.7

tSKEW

DATA to CLKOUT Skew

tD – tC (Note 8)

0.3

0.6

Pipeline Latency

6.5

Cycles

SPI Port Timing (Note 8)

tSCK

SCK Period

Write Mode

Readback Mode, CSDO = 20pF, RPULLUP = 2k

250

CS to SCK Setup Time

5ns

SCK to CS Setup Time

5ns

tDS

SDI Setup Time

5ns

tDH

SDI Hold Time

5ns

tDO

SCK Falling to SDO Valid

Readback Mode, CSDO = 20pF, RPULLUP = 2k

125

TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at TA = 25°C. (Note 5)

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: All voltage values are with respect to GND with GND and OGND

shorted (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above VDD, they

will be clamped by internal diodes. This product can handle input currents

of greater than 100mA below GND or above VDD without latchup.

Note 4: When these pin voltages are taken below GND they will be

clamped by internal diodes. When these pin voltages are taken above VDD

they will not be clamped by internal diodes. This product can handle input

currents of greater than 100mA below GND without latchup.

Note 5: VDD = OVDD = 1.8V, fSAMPLE = 125MHz (LTC2145), 105MHz

(LTC2144), or 80MHz (LTC2143), LVDS outputs, differential ENC+/ENC–

= 2VP-P sine wave, input range = 2VP-P with differential drive, unless

otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a

best fit straight line to the transfer curve. The deviation is measured from

the center of the quantization band.

Note 7: Offset error is the offset voltage measured from –0.5 LSB when

the output code flickers between 00 0000 0000 0000 and 11 1111 1111

1111 in 2’s complement output mode.

Note 8: Guaranteed by design, not subject to test.

Note 9: VDD = 1.8V, fSAMPLE = 125MHz (LTC2145), 105MHz (LTC2144),

or 80MHz (LTC2143), CMOS outputs, ENC+ = single-ended 1.8V square

wave, ENC– = 0V, input range = 2VP-P with differential drive, 5pF load on

each digital output unless otherwise noted. The supply current and power

dissipation specifications are totals for the entire IC, not per channel.

Note 10: Recommended operating conditions.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式